MARS 4 2003 NUMBER APPLICA

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s): Ulrike Gruening et al.

Serial No.: 09/669,585

Filing Date: September 26, 2000

Entitled: IMPROVED TRENCH CAPACITOR

MEMORY CELL

Docket No.: 00P7925US (IFX-060PUS)

Group Art Unit: 2811

Examiner: C. Nguyen

MAR GENTER 280

**PATENT** 

## Certificate of Mailing (37 C.F.R. 1.8(a))

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first-class mail in an envelope addressed to: Box RCE, Commissioner for Patents, Washington, D.C. 20231 on the date set forth below<sub>h</sub>

Date of Signature and Mail Deposit

Tanya Blount

## **RESPONSE**

**BOX RCE** 

Commissioner for Patents Washington, D.C. 20231

In response to the Final Office Action date mailed December 23, 2002, please amend the above-identified application as follows:

## In the Claims:

A clean copy of the amended claims is below, a comparison copy is attached:

- 1. (Twice Amended) A memory cell comprising:
  - a trench capacitor formed in a substrate;
  - a shallow transistor trench (STT) formed in the substrate;
  - a transistor comprising:
  - a first diffusion region, the first diffusion region couples the capacitor to a gate of the transistor;

